

IFW

Docket No.: 04-0175

PATENT

UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:  
Christopher L. Hamlin

: By the Examiner:

Serial No.: 10/809,939

: Express Mail No.:

Filed: March 25, 2004

: Group Art Unit:

Title: BROKEN SYMMETRY FOR OPTIMIZATION OF RESOURCE FABRIC IN A SEA-OF-  
PLATFORM ARCHITECTURE

MS AMENDMENT

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

---

CERTIFICATE OF MAILING UNDER 37 C.F.R. §1.8

I hereby certify that this correspondence is being deposited with the United States Postal Service on July 14, 2004, in a First Class envelope, with sufficient postage thereon, addressed to: MS Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

*Michele D. Norine*

Michele D. Norine

DATED: July 14, 2004

Dear Sir:

INFORMATION DISCLOSURE STATEMENT

Applicant submits herewith patents, publications or other information of which he is aware, which he believes may be material to the patentability of this application and in respect of which there may be a duty to disclose in accordance with 37 CFR 1.56.

While this Information Disclosure Statement may be "material" pursuant to 37 CFR 1.56, it is not intended to constitute an admission that any patent, publication or other information referred to herein is "prior art" for this invention unless specifically designated as such.

In accordance with 37 CFR 1.97(g) the filing of this Information Disclosure Statement shall not be construed to mean that a search has been made or that no other material information as defined in 37 CFR 1.56(a) exists.


The attached form, PTO-1449, provides a listing of patents, non-patent literature, publications, or other information as required by 37 CFR 1.98(a)(1).

A copy of each of these foreign patents, non-patent literature and publications listed on PTO-1449 is supplied herewith.

DATED: July 14, 2004


Respectfully submitted,  
Christopher L. Hamlin,  
LSI Logic Corporation

By:

  
Peng Zhu  
Reg. No. 48,063

**CUSTOMER NO. 32709**  
SUITER • WEST PC LLO  
14301 FNB PARKWAY  
SUITE 220  
OMAHA, NE 68154-5299  
(402) 496-0300 TELEPHONE  
(402) 496-0333 FACSIMILE

In Place of FORM PTO-1449 (Modified) Serial No.: 10/809,939  
 Applicant: Christopher L. Hamlin  
**LIST OF PATENTS AND PUBLICATIONS FOR** Filing Date: March 25, 2004  
**APPLICANT'S INFORMATION DISCLOSURE** Group:  
**STATEMENT** Atty. Docket No.: 04-0175



Reference Designation

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
___AAA	4,656,592	Apr. 7, 1987	Spannenburg, et al.	364	490	Oct. 10, 1984
___ABA	5,752,070	May 12, 1998	Martin, et al.	395	800.33	Jul. 8, 1994
___ACA	5,898,677	Apr. 27, 1999	Deeley, et al.	370	276	Jan. 13, 1997
___ADA	5,940,393	Aug. 17, 1999	Duree, et al.	370	392	May 28, 1996
___AEA	6,152,613	Nov. 28, 2000	Martin, et al.	395	800.33	Nov. 25, 1997
___AFA	6,269,277	Jul. 31, 2001	Hershenson, et al.	700	97	Jul. 27, 1998
___AGA	6,496,508	Dec. 17, 2002	Breuckheimer, et al.	370	397	Nov. 12, 1998
___AJA						

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes No
___AKA	02202886 JP	Oct. 22, 2001	Japan	G06F0094 4		No
___ALA	01202397 JP	Jan. 20, 2000	Japan	G06F0175 0	H01L02182	No
___AOA						

**OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)**

Examiner  
Initial

- \_\_\_APA "Self-Reconfigurable Programmable Logic Device" by Reetinder Sidhu, et al., File #3115; University of Southern California, Office of Technology Licensing, Los Angeles, CA., [www.usc.edu/academe/otl/](http://www.usc.edu/academe/otl/); September 7, 2001
- \_\_\_AQA "Sea-of-IP: An Ocean of Design Possibilities", Royal Philips Electronics; Philips Semiconductor-Technology Home Pages; [www.semiconductor.phips.com/technology/sea-of-ip/index.html](http://www.semiconductor.phips.com/technology/sea-of-ip/index.html); 2/22/02; 3 pages
- \_\_\_ARA "Tensilica Navigates 'Sea of Processors' Designs" by Chris Edwards; Electronics Times; June 14, 2001; [www.eetimes.com](http://www.eetimes.com), News Channels Semiconductors; 3 pages

Examiner:

Date Considered:

EXAMINER: Initial if reference considered, whether nor not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

**LIST OF PATENTS AND PUBLICATIONS FOR  
APPLICANT'S INFORMATION DISCLOSURE  
STATEMENT**

Applicant: Christopher L. Hamlin

Filing Date: March 25, 2004

Group:

Atty. Docket No.: 04-0175



Reference Designation

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
AAA						
ABA						
ACA						
ADA						
AEA						
AFA						
AGA						
AHA						
AIA						
AJA						

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes No
AKA						
ALA						
AMA						
ANA						
AOA						

**OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)**

Examiner

Initial

- \_\_\_ APA "On-Chip Networks Weighed a Wiring Alternative" by Ron Wilson, Integrated System Design, June 25, 2001; www.eetimes.com; News Channels Design Automation; www.eedesign.com/article/printableArticle.jhtml?articleID=12805718; 6/30/2004; 2 pages
- \_\_\_ AQA Sony Computer Entertainment, Inc., IBM and Toshiba join to develop "supercomputer-on-a-chip" for the Broadband Era; Press Releases, 2 pages; Tokyo, March 12, 2001
- \_\_\_ ARA Intel® XScale™ Microarchitecture: Product Brief; Copyright 2000 Intel Corporation; www.intel.com/design/intelxscale/bench.htm; 2 pages; 6/30/2004

Examiner:

Date Considered:

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.